A 2nd-Order ΔΣAD Modulator Using Dynamic Analog Components with Simplified Operation Phase

Chunhui PAN; Hao SAN

doi:10.1587/transfun.E101.A.425

Special Section on Analog Circuit Techniques and Related Topics

A 2nd-Order ΔΣAD Modulator Using Dynamic Analog Components with Simplified Operation Phase

Chunhui PAN, Hao SAN

著者情報

キーワード: ΔΣ modulator, ring amplifier, switched-capacitor circuit, successive-approximation-register ADC (SAR ADC)

ジャーナル認証あり

2018 年 E101.A 巻 2 号 p. 425-433

DOI https://doi.org/10.1587/transfun.E101.A.425

詳細

抄録

A 2nd-order ΔΣAD modulator architecture is proposed to simplify the operation phase using ring amplifier and SAR quantizer. The proposed modulator architecture can guarantee the reset time for ring amplifier and relax the speed requirement on asynchronous SAR quantizer. The SPICE simulation results demonstrate the feasibility of the proposed 2nd-order ΔΣAD modulator in 90nm CMOS technology. Simulated SNDR of 95.70dB is achieved while a sinusoid -1dBFS input is sampled at 60MS/s for the bandwidth is BW=470kHz. The power consumption of the analog part in the modulator is 1.67mW while the supply voltage is 1.2V.

責任著者(Corresponding author)

J-STAGEへの登録はこちら（無料）