IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Online ISSN : 1745-1337
Print ISSN : 0916-8508
Regular Section
Clock Drift Compensation for Master-Slave Clock Synchronization in EtherCAT Networks
Jiqian XULijin FANGQiankun ZHAOYingcai WANYue GAOHuaizhen WANG
著者情報
ジャーナル フリー

2025 年 E108.A 巻 3 号 p. 566-570

詳細
抄録

Clock synchronization represents an essential necessity for EtherCAT networks. This letter proposes a practical and efficient clock drift compensation scheme for the master-slave clock synchronization in EtherCAT networks, which decouples and then minimizes the adverse effect of master jitters for synchronization without degrading the clock synchronization performance between slave devices. Moreover, our method requires no modifications to the original EtherCAT protocol, nor does it introduce any additional bandwidth overhead. Comparative experimental results demonstrate the performance enhancement of the proposed approach over existing methods.

著者関連情報
© 2025 The Institute of Electronics, Information and Communication Engineers
前の記事 次の記事
feedback
Top