IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Online ISSN : 1745-1337
Print ISSN : 0916-8508
Regular Section
Placement with Symmetry Constraints for Analog IC Layout Design Based on Tree Representation
Natsumi HIRAKAWAKunihiro FUJIYOSHI
著者情報
ジャーナル 認証あり

2009 年 E92.A 巻 2 号 p. 467-474

詳細
抄録
Symmetry constrains are the constraints that the given cells should be placed symmetrically in design of analog ICs. We use O-tree to represent placements and propose a decoding algorithm which can obtain one of the minimum placements satisfying the constraints. The decoding algorithm uses linear programming, which is too much time consuming. Therefore we propose a graph based method to recognize if there exists no placement satisfying both the given symmetry and O-tree constraints, and use the method before application of linear programming. The effectiveness of the proposed method was shown by computational experiments.
著者関連情報
© 2009 The Institute of Electronics, Information and Communication Engineers
前の記事 次の記事
feedback
Top