IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Online ISSN : 1745-1337
Print ISSN : 0916-8508

この記事には本公開記事があります。本公開記事を参照してください。
引用する場合も本公開記事を引用してください。

ILP Based Approaches for Optimizing Early Decompute in Two Level Adiabatic Logic Circuits
Yuya USHIODAMineo KANEKO
著者情報
ジャーナル フリー 早期公開

論文ID: 2023VLP0020

この記事には本公開記事があります。
詳細
抄録

Adiabatic logic circuits are regarded as one of the most attractive solutions for low-power circuit design. This study is dedicated to optimizing the design of the Two-Level Adiabatic Logic (2LAL) circuit, which boasts a relatively simple structure and superior low-power performance among many asymptotically adiabatic or quasi-adiabatic logic families, but suffers from a large number of timing buffers for “decompute”. Our focus is on the “early decompute” technique for fully pipelined 2LAL, and we propose two ILP approaches for minimizing hardware cost through optimization of early decompute. In the first approach, the problem is formulated as a kind of scheduling problem, while it is reformulated as node selection problem (stable set problem). The performance of the proposed methods are evaluated using several benchmark circuits from ISCAS-85, and the maximum 70 % hardware reduction is observed compared with an existing method.

著者関連情報
© 2023 The Institute of Electronics, Information and Communication Engineers
feedback
Top