IEICE Transactions on Information and Systems
Online ISSN : 1745-1361
Print ISSN : 0916-8532
Regular Section
A Built-in Test Circuit for Electrical Interconnect Testing of Open Defects in Assembled PCBs
WidiantMasaki HASHIZUMEShohei SUENAGAHiroyuki YOTSUYANAGIAkira ONOShyue-Kung LUZvi ROTH
著者情報
ジャーナル フリー

2016 年 E99.D 巻 11 号 p. 2723-2733

詳細
抄録

In this paper, a built-in test circuit for an electrical interconnect test method is proposed to detect an open defect occurring at an interconnect between an IC and a printed circuit board. The test method is based on measuring the supply current of an inverter gate in the test circuit. A time-varying signal is provided to an interconnect as a test signal by the built-in test circuit. In this paper, the test circuit is evaluated by SPICE simulation and by experiments with a prototyping IC. The experimental results reveal that a hard open defect is detectable by the test method in addition to a resistive open defect and a capacitive open one at a test speed of 400 kHz.

著者関連情報
© 2016 The Institute of Electronics, Information and Communication Engineers
前の記事 次の記事
feedback
Top