抄録
A new architecture for massively parallel vision chip has been proposed. The vision chip has general purpose processing elements (PEs) with photo detectors and is programmably controlled. It is shown by simulation that the vision chip based on our architecture consists of only 700 transistors per each PE and can implement various visual processing algorithms at high speed. The sample design based on this architecture has been implemented into an FPGA chip.
