Hierarchical round-robin mapper emulator for evaluating massively parallel Ethernet physical layer developing

Kyosuke Sugiura; Masaki Murakami; Yoshihiko Uematsu; Satoru Okamoto; Naoaki Yamanaka

doi:10.1587/comex.2021XBL0003

この記事には本公開記事があります。本公開記事を参照してください。
引用する場合も本公開記事を引用してください。

Hierarchical round-robin mapper emulator for evaluating massively parallel Ethernet physical layer developing

Kyosuke Sugiura, Masaki Murakami, Yoshihiko Uematsu, Satoru Okamoto, Naoaki Yamanaka

著者情報

キーワード: Ethernet, emulator, massively parallel, round-robin mapper, physical layer

ジャーナルフリー早期公開

論文ID: 2021XBL0003

DOI https://doi.org/10.1587/comex.2021XBL0003

この記事には本公開記事があります。

The final version of this article is now available: Vol. 10 (2021), No. 5 pp. 248-253

詳細

抄録

Future bandwidth-consuming services will require 10 Tbps class network interface. Massively parallel transmission with dynamic bandwidth assignment becomes a key. To realize the 10 Tbps class dynamic bandwidth flexible media access control (MAC) mechanism, we have proposed “Dynamic MAC” concept. The key technical component is round-robin distribution of the MAC signal into parallel transmission lanes. Therefore, we have proposed a hierarchical round-robin mapper (HRRM) and developed a software-based dynamic MAC emulator for evaluating the HRRM. Details of the emulator and experiment results are presented.

責任著者(Corresponding author)

J-STAGEへの登録はこちら（無料）