IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
A novel low power time-mode comparator for successive approximation register ADC
Sekedi B. KobengeHuazhong Yang
Author information
JOURNALS FREE ACCESS

2009 Volume 6 Issue 16 Pages 1155-1160

Details
Abstract

A novel low power time-mode comparator with enhanced resolution and speed is proposed in this paper. The comparator incorporates a symmetrical input time-to-digital converter (TDC) and a highly dynamic voltage-to-time converter (VTC). Energy reduction is achieved mainly through the use of capacitor discharge automatic switch-off and inverter clocking. The combined effect of the low timing requirement and capacitor voltage presetting enables significant precision and speed improvements. Simulations in a 0.18um process show that the comparator can be clocked at 38MHz, draws less than 0.4pJ energy from supply and can resolve voltages as low as 10µV.

Information related to the author
© 2009 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top