IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
Advance online publication
Showing 1-15 articles out of 15 articles from Advance online publication
  • Yuxin Zhang, Jinghu Li, Xinsheng Wang, Zhicong Luo, Yanfei Zhou
    Subject Area: Integrated circuits
    Article ID: 18.20210162
    Published: 2021
    [Advance publication] Released: May 14, 2021
    JOURNALS FREE ACCESS ADVANCE PUBLICATION

    A high-precision and low-temperature-coefficient bandgap voltage reference is proposed in 0.11 μm CMOS process. A temperature piecewise compensation circuit is added to a traditional bandgap reference to decrease the temperature coefficient (TC). The digital trimming technology has been used to solve the deviation of TC and output voltage resulting from process corner and mismatch. Simulation result shows that the bandgap reference achieves TC of 2.18 ppm/°C from −40°C to 125°C. Bandgap reference output voltage is 1.2 V with in the error of ±5 mV.

    Download PDF (684K)
  • Hsin-Hsien Wu, Da-Huei Lee
    Subject Area: Devices, circuits and hardware for IoT and biomedical applications
    Article ID: 18.20210104
    Published: 2021
    [Advance publication] Released: May 11, 2021
    JOURNALS FREE ACCESS ADVANCE PUBLICATION

    This letter presents the design and implementation of a LoRa-based wireless communication system aimed at monitoring of driver’s biomedical signals in the car environments. The proposed system is composed of a sensor node, a LoRa gateway, and a cloud server. Each sensor node includes four parts as microcontroller unit, data collection unit, wireless communication unit, and supplied power unit. The microcontroller unit is mainly designed as the signal processing module to deal with the detection of abnormal ECG symptom such as left bundle branch block (LBBB), which is the most common symptoms of myocardial infarction. The data collection unit contains a sequential stage of the instrumentation amplifier and the filter blocks. The notification of LBBB detection is then transmitted to the LoRa gateway by wireless communication unit. The LoRa gateway with multiple wireless interfaces is designed to collect the information from the sensor node to transmit to cloud server. The experimental results are conducted to evaluate the detection performance of LBBB by means of MIT-BIH arrhythmia database.

    Download PDF (989K)
  • Fang Zhou, Caixian Fei, Ning Wu, Fen Ge
    Subject Area: Integrated circuits
    Article ID: 18.20210160
    Published: 2021
    [Advance publication] Released: May 11, 2021
    JOURNALS FREE ACCESS ADVANCE PUBLICATION

    In this paper, an efficient hardware architecture of scalar multiplication is proposed for elliptic curve cryptography. To reduce circuit area, we propose an elliptic curve operation unit architecture for Montgomery Ladder Algorithm in projective coordinates. The basic modular arithmetic circuit in elliptic curve group operation module is reused to realize coordinates transformation and y-coordinate recovery operation. Considering concurrent error-detecting and fault-tolerant, we improve the existing error detection scheme by reusing intermediate results and predicting fault. The simulation and DC synthesis results show that the scalar multiplication circuit designed according to the proposed architecture reduces the time cost of fault detection in single iteration to 1 clock cycle at 100% fault detection rate, and the efficiency is improved 96% than the existing literature.

    Download PDF (1639K)
  • Yuuki Araga, Naoya Watanabe, Haruo Shimamoto, Katsuya Kikuchi
    Subject Area: Integrated circuits
    Article ID: 18.20210139
    Published: 2021
    [Advance publication] Released: May 10, 2021
    JOURNALS FREE ACCESS ADVANCE PUBLICATION

    Three-dimensional stacking of ICs with through-silicon-vias (TSVs) is one of the most expected way to integrate an enormous scale system in a small footprint. Shortened distance and expanded interconnect area are proofed to enable low-power, ultra-wide bandwidth communication among logic, memory, and analog component. In the 3-D integrated system with massive vertical interconnects, noise coupling among TSVs can be problem, by degrading signal integrity. We made a simple model to estimate noise coupling among TSVs and analyzed the coupling strength against parasitic capacitance of liner oxide. A test chip is fabricated, and the noise coupling strength is evaluated through on-chip waveform capturing circuitry. The analytical result and measured result show good consistency, and they indicate smaller size TSVs show better noise isolation characteristics as well as process simplicity.

    Download PDF (589K)
  • Daiki Minemura, Shuyuan Liu, Yuya Shoji, Tetsuya Mizumoto
    Subject Area: Integrated optoelectronics (lasers and optoelectronic devices, silicon photonics, planar lightwave circuits, polymer optical circuits, etc.)
    Article ID: 18.20210176
    Published: 2021
    [Advance publication] Released: May 10, 2021
    JOURNALS FREE ACCESS ADVANCE PUBLICATION

    We propose a 3 dB polarization coupler in which the input light of the TE mode is converted into two out-of-phase TM modes, and the input light of the TM mode is split into two in-phase TM modes. This was designed with a 3-steps taper structure. When a Mach−Zehnder interferometer (MZI) is composed of the proposed 3 dB coupler, the polarization of the output light is rotated depending on the phase difference between the two arms. By incorporating optical phase shifters, polarization rotation can be controlled in MZ devices. In this study, we optimized the design of the proposed 3 dB coupler, and numerically demonstrated polarization rotation in an MZI with the proposed couplers, depending on the phase difference between the two arms.

    Download PDF (2207K)
  • Mamoru Ugajin, Yuya Kakei, Nobuyuki Itoh
    Subject Area: Integrated circuits
    Article ID: 18.20210173
    Published: 2021
    [Advance publication] Released: April 28, 2021
    JOURNALS FREE ACCESS ADVANCE PUBLICATION

    A low-phase-noise 25-GHz quadrature voltage-controlled oscillator (VCO) using 180-nm TSMC CMOS is presented. To equalize the oscillation frequency to the LC-resonant frequency, a phase shifter at a transistor gate adjusts a phase delay due to an RC delay in a transistor. This phase-adjusting architecture extends operation bias range and suppresses phase noise by 6 to 9 dB compared with a conventional differential VCO.

    Download PDF (381K)
  • Je-Hoon Lee, Hyeon-June Kim
    Subject Area: Integrated circuits
    Article ID: 18.20210175
    Published: 2021
    [Advance publication] Released: April 28, 2021
    JOURNALS FREE ACCESS ADVANCE PUBLICATION

    This paper presents a black-sun immune correlated double sampling (CDS) scheme for high-quality imaging. Based on an analysis of signal characteristics in strong light conditions, a clamping circuit-based signal difference generator is proposed to accurately present the bright light information. The proposed scheme eliminates the black-sun noise with simple circuitry to improve the A/D conversion efficiency. Moreover, it can be is reversible to the conventional algorithm so that it still preserves the structural advantages of the existing CMOS image sensor (CIS) structure. A prototype CIS with a column-parallel 11-bit single-slope (SS) analog-to-digital converter (ADC) was fabricated in a 0.11-μm 1P4M CIS process with a 2.9-μm pixel pitch.

    Download PDF (482K)
  • Hao Xiao, Yuxuan Liu, Zhenmin Li, Guangzhu Liu
    Subject Area: Integrated circuits
    Article ID: 18.20210135
    Published: 2021
    [Advance publication] Released: April 27, 2021
    JOURNALS FREE ACCESS ADVANCE PUBLICATION

    This paper presents an algorithm-hardware co-design of ultra-high radix modular multiplier for high throughput modular multiplication. First, to speed up the modular multiplication, we exploit an ultra-high radix interleaved modular multiplication algorithm with a novel segmented reduction method, which reduces the number of iterations and pre-computations. Then, to further improve the throughput of the modular multiplication, we design a highly parallel modular multiplier architecture. Finally, we implement and verify the modular multiplier using the Xilinx Virtex-7 FPGA. Experimental results show it can perform a 256-bit modular multiplication in 0.56 µs with the throughput rate of up to 4999.7 Mbps.

    Download PDF (677K)
  • ShiWei Yuan, Lei Li, Ji Yang, Yuanhang He, WanTing Zhou, Jin Li
    Subject Area: Integrated circuits
    Article ID: 18.20210098
    Published: 2021
    [Advance publication] Released: April 20, 2021
    JOURNALS FREE ACCESS ADVANCE PUBLICATION

    Hardware trojans(HT) is one of the main threats for hardware security, especially attacks on General-Purpose Registers(GPRs) of processors. This paper presented a novel method to detect HT induced attacks by comparing the states of GPRs with an embedded reference model in real time. Firstly, the instruction sequence was realigned with four principles. Secondly, based on the realigned instruction stream, a reference model for GPRs was built. Finally, HT induced attacks on GPRs can be detected by comparing the expected GPRs’ state from the reference model with the sampled GPRs’ state from processors. We integrated this method into a RISC-V core of PULpino and investigated the feasibility with different programs. The experimental results showed that all the randomly inserted HT attacks can be detected in real time with the latency of two clock cycles.

    Download PDF (496K)
  • Shuai Cheng, Linhong Li, Niansong Mei, Zhaofeng Zhang
    Subject Area: Microwave and millimeter wave devices, circuits, and modules
    Article ID: 18.20210150
    Published: 2021
    [Advance publication] Released: April 20, 2021
    JOURNALS FREE ACCESS ADVANCE PUBLICATION

    This paper presents a 79 GHz low noise amplifier (LNA) design featuring high gain fabricated in a 40-nm CMOS process. To make better use of active devices, we propose an inductor-embedded neutralization technique. The implemented prototype consists of four-stage common-source amplifiers using the proposed technique and transformer-based matching networks. The measurement results show that the amplifier realizes a peak gain of 23 dB at 79 GHz with 14.4 mW power dissipation and 0.4 mm2 area occupation. The LNA achieves a minimum noise figure (NF) of 6.3 dB.

    Download PDF (642K)
  • Keli Long, Hu Chen, Xujun Li
    Subject Area: Integrated circuits
    Article ID: 18.20210158
    Published: 2021
    [Advance publication] Released: April 20, 2021
    JOURNALS FREE ACCESS ADVANCE PUBLICATION

    Piecewise quadratic polynomial approximation is a well-established hardware function evaluation technique. In this paper, we demonstrate the analysis and optimization of hardware implementation of sine and cosine through piecewise quadratic polynomial for single-precision floating-point operations. First, detailed approximation error analysis was used to rapidly obtain the non-uniform segmentation and guarantee faithful rounding. Second, theoretical analysis demonstrates that the monotonicity of the algorithm using segmentation is consistent with the original sine and cosine function. Moreover, the bit-width is optimized for the sine and cosine floating-point arithmetic units based on static analysis and dynamic monitoring to reduce the hardware cost. Experimental results show that the implementation for sine and cosine functions meets the requirements of faithful rounding and monotonicity with reasonable hardware cost.

    Download PDF (805K)
  • Jiahao Chen, Haoming Li, Tengjia Wang, Zhiyu Wang, Hua Chen, Jiarui Li ...
    Subject Area: Integrated circuits
    Article ID: 18.20210136
    Published: 2021
    [Advance publication] Released: April 14, 2021
    JOURNALS FREE ACCESS ADVANCE PUBLICATION

    This letter presents a frequency synthesizer based on a multicore Class-C voltage-controlled oscillator (VCO) with a digital automatic amplitude control (AAC) loop. A novel digital tail current estimation is adopted to mitigate the risks of unexpected VCO oscillation failure, due to current shortage during frequency calibration. Meanwhile, a digital amplitude recalibration is proposed to provide continuous amplitude control, avoiding noise distortion resulted from amplitude drift after a conventional disposable amplitude calibration. The digital AAC loop achieves a specific VCO amplitude with good stability and introduces no extra noise. Fabricated in a 28 nm CMOS process, the presented frequency synthesizer occupies an active area of 1.43 mm2. By measuring a 3 GHz carrier, the open loop VCO phase noise is -132 dBc/Hz at 1 MHz offset and the close loop root mean square jitter is 81 fs.

    Download PDF (1007K)
  • Zeng Zhibin, Bai lei
    Subject Area: Microwave and millimeter wave devices, circuits, and modules
    Article ID: 18.20210154
    Published: 2021
    [Advance publication] Released: April 14, 2021
    JOURNALS FREE ACCESS ADVANCE PUBLICATION

    A reconfigurable bandstop microstrip line filter with wide continuously adjustable stopband is proposed in this letter. Dumbbell-shaped defected ground structure cells based on dual coupling slots are used to reduce the complexity of the filter and simplify the equivalent circuit modeling. Three varactors crossing the center coupling slots are utilized together with isolating capacitors to obtain the reconfigurability, of which the frequency range can be adjusted from 1.8 to 8.0 GHz. An equivalent-circuit model using coupled LC resonators is developed to firstly attain physical understanding of the filter’s working principle and secondly to assist the filter design. Three pairs of perpendicular stubs are introduced onto the microstrip line to improve the transmission and maintain signal integrity in the passband. The filter has been fabricated and experimentally characterized, with the good agreement observed between simulation and measurement validating the concept.

    Download PDF (1273K)
  • Tian Tian, Peng Li, Hui-qun Huang, Bin Wu
    Subject Area: Integrated circuits
    Article ID: 18.20210130
    Published: 2021
    [Advance publication] Released: April 09, 2021
    JOURNALS FREE ACCESS ADVANCE PUBLICATION

    A low phase noise quadrature LO-generator for dual-band wireless local area network (WLAN) applications is presented. The quadrature LO-generator is composed of a clock receiver, a CML divider, and two quadrature dividers for the dual-band, respectively. A clock receiver converts the single-ended clock to a differential signal. Then a quadrature divider with a 25% duty cycle generates four quadrature signals for mixers. The split-grounded architecture and multiply ground pads decrease the inductive component of ground impedance as well as the ground bounce of the single-ended input. The phase noise is -143dBc/Hz and -149dBc/Hz at 1MHz offset in the 2.4-GHz and 5-GHz bands, respectively.

    Download PDF (2870K)
  • Xin Chen, Xiaoyu Liu, Ying Zhang, Yongxin Shan, Qiang Hu, Jun Li, Shiq ...
    Subject Area: Optical hardware
    Article ID: 18.20210078
    Published: 2021
    [Advance publication] Released: April 02, 2021
    JOURNALS FREE ACCESS ADVANCE PUBLICATION

    Homodyne optical phase-locked loop (OPLL) is one kind of PLLs applied in optical field to achieve phase locking between two optical signals. Although there are already some software emulation and s-domain modeling methods studied for homodyne OPLL, few studies about z-domain model of OPLL are reported. For homodyne digital OPLL(DOPLL), the performance of homodyne DOPLL can be analyzed more accurately by z-domain model. So a z-domain modeling methodology for homodyne DOPLL is proposed in the letter. In the proposed methodology, optical related components and analog to digital converter (ADC) are treated as one group. Then with formula transformation, z-domain model for homodyne OPLL is built successfully. Finally, a case study is given, several simulations by z-domain model and Simulink behavioral model are made with the same design parameters. These simulation results agree very well and verify the correctness of z-domain model.

    Download PDF (683K)
feedback
Top