2001 Volume 121 Issue 3 Pages 135-141
A capacitance detection CMOS ASIC has been developed for three-axis common electrode type capacitive accelerometers. The ASIC contains an analog output switched capacitor circuit and a digital output 2nd order deltasigma modulator. The circuits were driven by three or six phase clocks for three-axis detection. The characteristics of the circuits were evaluated by a variable capacitor and a three-axis capacitive accelerometer. A novel compensation method was proposed to reduce the sensitivity dependence on Z-axis acceleration. The three-axis output voltages of the switched capacitor circuits were proportional to three-axis accelerations. The offset and sensitivity of the 2nd order delta-sigma modulator can be calibrated by outer voltages. The sensitivities of 1.5V/G and 20kHz/G were obtained respectively when the circuits were combined with a commercial available three-axis capacitive accelerometer.
IEEJ Transactions on Industry Applications
IEEJ Transactions on Electronics, Information and Systems
IEEJ Transactions on Power and Energy
IEEJ Transactions on Fundamentals and Materials
The Journal of The Institute of Electrical Engineers of Japan
The transactions of the Institute of Electrical Engineers of Japan.C
The transactions of the Institute of Electrical Engineers of Japan.B
The transactions of the Institute of Electrical Engineers of Japan.A
The Journal of the Institute of Electrical Engineers of Japan