IPSJ Transactions on System and LSI Design Methodology
Online ISSN : 1882-6687
ISSN-L : 1882-6687
Design and Evaluation of Asymmetric and Symmetric 32-core Architectures on FPGA
Seiya ShirakuniIttetsu TaniguchiHiroyuki Tomiyama
著者情報
ジャーナル フリー

2019 年 12 巻 p. 42-45

詳細
抄録

Due to the advances in semiconductor technologies, recent FPGA devices are able to implement a number of CPU cores to realize high-performance embedded systems. This paper presents a case study on design, implementation and evaluation of manycore architectures on an FPGA. Two types of 32-core architectures with different topologies, i.e., asymmetric and symmetric architectures, are designed and implemented on an FPGA, together with an OpenCL-based software framework. The performance of the two architectures is evaluated based on actual measurement using various application programs.

著者関連情報
© 2019 by the Information Processing Society of Japan
前の記事 次の記事
feedback
Top