抄録
This paper introduces a high speed vision chips based on multiple levels of parallel processors. It integrates an image sensor, three von Neumann-type parallel processors and a SOM neural network. The SOM network can be reconfigured from the pixel-parallel array processor and reduces the high-level image feature recognition processing time by 98%. The chip can achieve 1000fps system-level performance from image acquisition to high-level feature recognition processing.
