抄録
High NA immersion and EUV lithography processes are challenged to meet stringent control requirements for the 22nm node and beyond. Lithography processes must balance resolution, LWR and sensitivity (RLS) performance tradeoffs while scaling resist thickness to 100nm and below. Hardware modules including coat, bake and development seek to enable resist processes to balance RLS limitations. The focus of this paper is to study the fundamentals of the RLS performance tradeoffs through a combination of calibrated resist simulations and experiments. This work seeks to extend the RLS learning through the creation of calibrated resist models that capture the exposure kinetics, acid diffusion properties, deprotection kinetics and dissolution response as a function of PAG loading in a 193nm polymer system. The calibrated resist models are used to quantify the resolution and sensitivity performance tradeoffs as well as the degradation of resist contrast relative to image contrast at small dimensions. Calibrated resist simulations are capable of quantifying resolution and sensitivity tradeoffs, but lack the ability to model LWR. LWR is challenging to simulate (lattice models) and to measure due to the dependence on spectral frequency.
