Abstract
This paper refers to Hardware Sortware Codesign from the view point of testing and verification of system LSI. First, we summarize problems regarding testing, verification and validation. Then, we consider a Hardware Sortware Codesign methodology maintaining its reliability. Finally, we introduce VCDS system developed by STARC.