Transactions of the Society of Instrument and Control Engineers
Online ISSN : 1883-8189
Print ISSN : 0453-4654
ISSN-L : 0453-4654
A Performance Evaluation Model for Multithreaded Processor Systems
Leo NAGAMATSUKoichiro DEGUCHI
Author information
JOURNAL FREE ACCESS

1996 Volume 32 Issue 6 Pages 921-929

Details
Abstract
This paper proposes a performance estimation method for multithreaded processor systems. Multithreaded processors are known as effective memory latency tolerating scheme with multiple hardware contexts in a processor. It is important to estimate the processor working ratio for comparing various configurations. The proposed method is based on, firstly, assuming independent cache miss occurrences, and modeling the processor status with number of runnable threads and status of the thread in the execution stage, then employing a probability transition matrix between all possible processor statuses. Our method drastically reduced the amount of computation required to estimate the working ratio than traditional simulations.
Content from these authors
© The Society of Instrument and Control Engineers (SICE)
Previous article Next article
feedback
Top