IEICE Transactions on Electronics
Online ISSN : 1745-1353
Print ISSN : 0916-8524
Regular Section
Modified Reset Waveform to Widen Driving Margin under Low Address Voltage in AC-Plasma Display Panel
Hyung Dal PARKHeung-Sik TAE
著者情報
ジャーナル 認証あり

2008 年 E91.C 巻 2 号 p. 244-248

詳細
抄録
This paper proposes a new reset driving waveform to widen the driving margin under a low address voltage in AC-PDPs. The proposed reset waveform alters the wall charge distribution between the X-Y electrodes by applying an X-ramp bias prior to an address-period, thereby lowering the minimum level of the scan pulse (ΔVy) during an address-period without any misfiring discharge in the off-cells. When adopting the proposed reset waveform, the address discharge time delay is reduced by about 200ns at an address voltage of 35V, while the related dynamic driving margin is wide under a low address voltage condition. The related phenomena are also examined using the Vt close-curve method.
著者関連情報
© 2008 The Institute of Electronics, Information and Communication Engineers
前の記事
feedback
Top