Parametric Resonance Based Frequency Multiplier for Sub-Gigahertz Radio Receiver with 0.3V Supply Voltage

Lechang LIU; Keisuke ISHIKAWA; Tadahiro KURODA

doi:10.1587/transele.E97.C.505

Special Section on Analog Circuits and Related SoC Integration Technologies

Parametric Resonance Based Frequency Multiplier for Sub-Gigahertz Radio Receiver with 0.3V Supply Voltage

Lechang LIU, Keisuke ISHIKAWA, Tadahiro KURODA

著者情報

キーワード: parametric resonance, injection-locked frequency multiplier, phase noise, radio frequency (RF)

ジャーナル認証あり

2014 年 E97.C 巻 6 号 p. 505-511

DOI https://doi.org/10.1587/transele.E97.C.505

詳細

抄録

Parametric resonance based solutions for sub-gigahertz radio frequency transceiver with 0.3V supply voltage are proposed in this paper. As an implementation example, a 0.3V 720µW variation-tolerant injection-locked frequency multiplier is developed in 90nm CMOS. It features a parametric resonance based multi-phase synthesis scheme, thereby achieving the lowest supply voltage with -110dBc@ 600kHz phase noise and 873MHz-1.008GHz locking range in state-of-the-art frequency synthesizers.

責任著者(Corresponding author)

J-STAGEへの登録はこちら（無料）