IEICE Transactions on Electronics
Online ISSN : 1745-1353
Print ISSN : 0916-8524
Special Section on Recent Advances in Simulation Techniques and Their Applications for Electronics
An FPGA Implementation of the Two-Dimensional FDTD Method and Its Performance Comparison with GPGPU
Ryota TAKASUYoichi TOMIOKAYutaro ISHIGAKINing LITsugimichi SHIBATAMamoru NAKANISHIHitoshi KITAZAWA
著者情報
ジャーナル 認証あり

2014 年 E97.C 巻 7 号 p. 697-706

詳細
抄録

Electromagnetic field analysis is a time-consuming process, and a method involving the use of an FPGA accelerator is one of the attractive ways to accelerate the analysis; the other method involve the use of CPU and GPU. In this paper, we propose an FPGA accelerator dedicated for a two-dimensional finite-difference time-domain (FDTD) method. This accelerator is based on a two-dimensional single instruction multiple data (SIMD) array architecture. Each processing element (PE) is composed of a six-stage pipeline that is optimized for the FDTD method. Moreover, driving signal generation and impedance termination are also implemented in the hardware. We demonstrate that our accelerator is 11 times faster than existing FPGA accelerators and 9 times faster than parallel computing on the NVIDIA Tesla C2075. As an application of the high-speed FDTD accelerator, the design optimization of a waveguide is shown.

著者関連情報
© 2014 The Institute of Electronics, Information and Communication Engineers
前の記事 次の記事
feedback
Top