IEICE Transactions on Electronics
Online ISSN : 1745-1353
Print ISSN : 0916-8524
Gate Array using Low-Temperature Poly-Si Thin-Film Transistors
Mutsumi KIMURAMasashi INOUETokiyoshi Matsuda
著者情報
ジャーナル 認証あり 早期公開

論文ID: 2018ECP5067

この記事には本公開記事があります。
詳細
抄録

We have designed gate arrays using low-temperature poly-Si thin-film transistors and confirmed the correct operations. Various kinds of logic gates are beforehand prepared, contact holes are later bored, and mutual wiring is formed between the logic gates on demand. A half adder, two-bit decoder, and flip flop are composed as examples. The static behaviors are evaluated, and it is confirmed that the correct waveforms are output. The dynamic behaviors are also evaluated, and it is concluded that the dynamic behaviors of the gate array are less deteriorated than that of the independent circuit.

著者関連情報
© 2020 The Institute of Electronics, Information and Communication Engineers
feedback
Top