IEICE Transactions on Electronics
Online ISSN : 1745-1353
Print ISSN : 0916-8524

この記事には本公開記事があります。本公開記事を参照してください。
引用する場合も本公開記事を引用してください。

A DLL-based Body Bias Generator with Independent P-well and N-well Biasing for Minimum Energy Operation
Kentaro NAGAIJun SHIOMIHidetoshi ONODERA
著者情報
ジャーナル 認証あり 早期公開

論文ID: 2020CTP0002

この記事には本公開記事があります。
詳細
抄録

This paper proposes an area- and energy-efficient DLL-based body bias generator (BBG) for minimum energy operation that controls p-well and n-well bias independently. The BBG can minimize total energy consumption of target circuits under a skewed process condition between nMOSFETs and pMOSFETs. The proposed BBG is composed of digital cells compatible with cell-based design, which enables energy- and area-efficient implementation without additional supply voltages. A test circuit is implemented in a 65-nm FDSOI process. Measurement results using a 32-bit RISC processor on the same chip show that the proposed BBG can reduce energy consumption close to a minimum within a 3% energy loss. In this condition, energy and area overheads of the BBG are 0.2% and 0.12%, respectively.

著者関連情報
© 2021 The Institute of Electronics, Information and Communication Engineers
feedback
Top