IEICE Transactions on Electronics
Online ISSN : 1745-1353
Print ISSN : 0916-8524
Efficient and Precise Profiling, Modeling and Management on Power and Performance for Power Constrained HPC Systems
Yuan HEYasutaka WADAWenchao LUORyuichi SAKAMOTOGuanqin PANThang CAOMasaaki KONDO
著者情報
キーワード: HPC, Performance, Power, Profiling, Modeling, Capping
ジャーナル 認証あり 早期公開

論文ID: 2020LHP0005

詳細
抄録

Due to the slowdown of Moore's Law, power limitation has been one of the most critical issues for current and future HPC systems. To more efficiently utilize HPC systems when power budgets or deadlines are given, it is very desirable to accurately estimate the performance or power consumption of applications before conducting their tuned production runs on any specific systems. In order to ease such estimations, we showcase a straight-forward and yet effective method, based on the enhanced power management framework and DSL we developed, to help HPC users to clarify the performance and power relationships of their applications. This method demonstrates an easy process of profiling, modeling and management on both performance and power of HPC systems and applications. In our evaluations, only a few (up to 3) profiled runs are necessary before very precise models of HPC applications can be obtained through this method (and algorithm), which has dramatically improved the efficiency of and lowered the difficulty in utilizing HPC systems under limited power budgets.

著者関連情報
© 2020 The Institute of Electronics, Information and Communication Engineers
前の記事 次の記事
feedback
Top