A 0.6-V 41.3-GHz Power-Scalable Sub-Sampling PLL in 55-nm CMOS DDC

Sangyeop LEE; Kyoya TAKANO; Shuhei AMAKAWA; Takeshi YOSHIDA; Minoru FUJISHIMA

doi:10.1587/transele.2022CTS0001

この記事には本公開記事があります。本公開記事を参照してください。
引用する場合も本公開記事を引用してください。

A 0.6-V 41.3-GHz Power-Scalable Sub-Sampling PLL in 55-nm CMOS DDC

Sangyeop LEE, Kyoya TAKANO, Shuhei AMAKAWA, Takeshi YOSHIDA, Minoru FUJISHIMA

著者情報

キーワード: Sub-sampling PLL, low-supply-voltage, power-scalable, millimeter-wave, CMOS deeply depleted channel (DDC)

ジャーナル認証あり早期公開

論文ID: 2022CTS0001

DOI https://doi.org/10.1587/transele.2022CTS0001

この記事には本公開記事があります。

The final version of this article is now available: Vol. E106.C (2023), No. 10 pp. 533-537

詳細

抄録

A power-scalable sub-sampling phase-locked loop (SSPLL) is proposed for realizing dual-mode operation; high-performance mode with good phase noise and power-saving mode with moderate phase noise. It is the most efficient way to reduce power consumption by lowering the supply voltage. However, there are several issues with the low-supply millimeter-wave (mmW) SSPLL. This work discusses some techniques, such as a back-gate forward body bias (FBB) technique, in addition to employing a CMOS deeply depleted channel process (DDC).

責任著者(Corresponding author)

J-STAGEへの登録はこちら（無料）