IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Online ISSN : 1745-1337
Print ISSN : 0916-8508
Special Section on Design Methodologies for System on a Chip
Static Mapping of Parallelizable Tasks under Deadline Constraints
Yining XUIttetsu TANIGUCHIHiroyuki TOMIYAMA
著者情報
ジャーナル 認証あり

2017 年 E100.A 巻 7 号 p. 1500-1502

詳細
抄録

Task mapping is one of the most important design processes in embedded manycore systems. This paper proposes a static task mapping technique for manycore real-time systems. The technique minimizes the number of cores while satisfying deadline constraints of individual tasks.

著者関連情報
© 2017 The Institute of Electronics, Information and Communication Engineers
前の記事 次の記事
feedback
Top