IEICE Transactions on Information and Systems
Online ISSN : 1745-1361
Print ISSN : 0916-8532
Regular Section
A C-Testable Multiple-Block Carry Select Adder
Nobutaka KITOShinichi FUJIINaofumi TAKAGI
Author information
JOURNAL FREE ACCESS

2012 Volume E95.D Issue 4 Pages 1084-1092

Details
Abstract
We propose a C-testable multiple-block carry select adder with respect to the cell fault model. Full adders and 2: 1 multiplexers are considered as cells. By an additional external input, we obtain a C-testable carry select adder. We only modify the least significant position of each block. The adder is testable with a test set consisting of 16 patterns regardless of the size of each block and the number of blocks. This is the minimum test set for the adder. We show two gate-level implementations of the adder which are testable with a test set of 9 patterns and 7 patterns respectively, with respect to the single stuck-at fault model.
Content from these authors
© 2012 The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top