表面と真空
Online ISSN : 2433-5843
Print ISSN : 2433-5835
特集「新しいコンピューティング技術:イジングマシンが熱い!」
CMOSアニーリングマシン
山岡 雅直
著者情報
ジャーナル フリー

2020 年 63 巻 3 号 p. 123-128

詳細
抄録

A new computing architecture, an annealing machine, which is specialized to solve combinatorial optimization problems, is proposed. The annealing machine maps combinatorial optimization problems to an Ising model and solves the problems by its own convergence property. We proposed a CMOS annealing machine, which is a CMOS implementation of the annealing machines. The CMOS annealing machine has an in-memory computing architecture for a high scalability. We constructed prototypes of the CMOS annealing machine. The 1st generation prototype with ASIC implementation, the 2nd generation prototype with FPGA implementation and the card-size prototype with 2-chip ASIC implementation are used to confirm its ability to solve combinatorial optimization problems and its high energy efficiency. The 2nd and card-size prototypes also confirm its multiple-chip operation, which enables a higher scalability of the CMOS annealing machine solving larger size optimization problems.

  Fullsize Image
著者関連情報

この記事はクリエイティブ・コモンズ [表示 - 非営利 4.0 国際]ライセンスの下に提供されています。
https://creativecommons.org/licenses/by-nc/4.0/deed.ja
前の記事 次の記事
feedback
Top