IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
Hamming network circuits based on CMOS/memristor hybrid design
Xuan ZhuXuejun YangChunqing WuJunjie WuXun Yi
著者情報
ジャーナル フリー

2013 年 10 巻 12 号 p. 20130404

詳細
抄録
Memristor, as an innovative technology, has been proposed in the application of neural networks since its physical implementation was reported by HP lab. In this paper, we proposed a Hamming network circuits based on CMOS/memristor hybrid design which is compact in device size and circuit structure. Through HSPICE simulation, pattern recognition and classification functions of hamming network circuits are demonstrated using a 16×16 nanocrossbar memory.
著者関連情報
© 2013 by The Institute of Electronics, Information and Communication Engineers
前の記事
feedback
Top