IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
A 5MHz integrated digital DC-DC converter with a delay-line ADC and a Σ-Δ DPWM
Hongyi WangXi HuShizhen WangGangdong ZhaoDongzhe Luo
Author information
JOURNALS FREE ACCESS

2013 Volume 10 Issue 6 Pages 20130124

Details
Abstract

An integrated digital buck DC-DC converter based on a 0.5µm standard CMOS process is presented in this paper. Its switching frequency is 5MHZ and no extra high frequency clock is needed. The delay-line ADC with a self-calibration loop utilized in the converter has low sensitivity to the process, voltage, temperature and loading (PVTL). The DPWM in the proposed DC-DC converter employs a first-order Σ-Δ modulator to achieve an equivalent resolution of 10-bit. The simulation results show that the proposed DC-DC converter can operate at the supply voltage range of 2.7 to 3.6V with a transient response time of 30µs. The peak efficiency reaches 94%.

Information related to the author
© 2013 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top