IEICE Electronics Express
Online ISSN : 1349-2543
LETTER
Energy-efficient AES SubBytes transformation circuit using asynchronous circuits for ultra-low voltage operation
Yuzuru ShizukuTetsuya HiroseNobutaka KurokiMasahiro NumaMitsuji Okada
Author information
JOURNALS FREE ACCESS

2015 Volume 12 Issue 4 Pages 20141157

Details
Abstract

In this paper, we present an ultra-low voltage Advanced Encryption Standard (AES) SubBytes transformation (S-BOX) circuit. The S-BOX is widely used as a basic cryptographic primitive for the secure transaction in wireless sensor networks. We employ an asynchronous circuit design technique for low-voltage operations to achieve ultra-low power dissipation. In the proposed approach, we apply a quasi-delay-insensitive (QDI) design methodology to the asynchronous S-BOX circuit to reduce the spurious transitions in combinational logics and to increase robustness against PVT variations. Measurement results in 0.18-µm CMOS process demonstrated that our asynchronous S-BOX circuit consumes only 0.99-pJ at 330-mV, which is 12% less energy than that of synchronous one. QDI asynchronous circuits in the datapath are an effective solution in the near-threshold and sub-threshold regimes.

Information related to the author
© 2015 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top