J-STAGE Home  >  Publications - Top  > Bibliographic Information

IEICE Electronics Express
Vol. 14 (2017) No. 17 pp. 20170719

Language:

http://doi.org/10.1587/elex.14.20170719

LETTER

An efficient class-AB OTA with enhanced output current, slew rate, open loop gain, and gain bandwidth is presented. The circuit is based on a class-AB input stage with adaptive biasing, and an output stage with dynamically biased cascode transistors. It can deliver output currents 100 times larger than the bias current with a total quiescent power dissipation of 72 µW. Measurement results of a 180 nm CMOS test chip prototype show slew rate, gain bandwidth, and open loop gain enhancement.

Copyright © 2017 by The Institute of Electronics, Information and Communication Engineers

Article Tools

Share this Article