IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
Energy-efficient Fe-based FET logic in LUT circuit with transistor reduction technique
Zhijie ChenYu ZhangZhiyuan GaoPeiyuan Wan
Author information
JOURNAL FREE ACCESS

2022 Volume 19 Issue 6 Pages 20220004

Details
Abstract

Ferroelectric-based Field-Effect Transistors (Fe-based FETs) are emerging devices candidates for energy-efficient circuits. In this paper, a concise logic is proposed, that is, utilizing Fe-based FETs to simplify the circuit composed of traditional Metal-Oxide-Semiconductor Field-Effect Transistors (MOSFETs), thereby decreasing the number of transistors in the circuit while keeping the circuit function consistent. Further, this proposal decreases the area and the power effectively. Applications of Fe-based FETs are proposed in this research, viz., Negative-capacitance Field-Effect Transistor (NCFET) and hysteretic ferroelectric Field-Effect Transistor (FeFET) are used in the output design of a Look-up Table (LUT) on the basis of concise logic. To improve the driving capability, the output of a LUT requires an NCFET-based sensing amplifier (SA) or a FeFET-based level restorer, either of which satisfies both small-area and energy-efficient properties. That will also decrease the load of the LUT, through comparing an NCFET-based SA with a MOSFETs-based SA, 4 transistors are reduced, 2 transistors at a FeFET-based level restorer are also decreased.

Content from these authors
© 2022 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top