IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
Reliable detection of CMOS stuck-open faults due to variable internal delays
Afzel Noore
Author information
JOURNAL FREE ACCESS

2005 Volume 2 Issue 8 Pages 292-297

Details
Abstract

Testable designs for detecting single stuck-open faults in CMOS circuits have been proposed so that the tests remain valid even in the presence of unequal delays in the circuit. Existing approaches require the CMOS gate to be internally modified and are thus suitable for future chip designs. This paper proposes two versatile designs that can be adapted for both existing chips and new chip designs. A 3-sequence test set and a 2-sequence test set are derived for the proposed designs to reliably detect stuck-open faults.

Content from these authors
© 2005 by The Institute of Electronics, Information and Communication Engineers
Previous article
feedback
Top