2024 Volume 21 Issue 19 Pages 20240417
The proposed equalizer introduces a dual-mode structure that can be utilized for decoding four-level pulse modulation (PAM4) and duobinary (DB) signals. The DB modulation is achieved by combining the NRZ signal output from the channel with continuous time linear equalizer(CTLE). Using feed forward equalizer (FFE) and hybrid parallel decision feedback equalizer (HPDFE) for equalization and decoding in digital signal processor (DSP). Test results based on analog-to-digital converter (ADC) and FPGA verification platform demonstrate that the proposed design is Of great significance for implementation. 28G@-43dB nyquist channels are supported without a forward error correction (FEC) bit error rate (BER) of 1e-12 at 56Gb/s.