IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
A 103 fs RMS jitter calibration-free gain-boosting quadrature oversampling PLL utilizing an isolated reference sampling phase detector
Yixian LiChunqi ShiJinghong ChenRunxi Zhang
著者情報
ジャーナル フリー

2025 年 22 巻 13 号 p. 20250242

詳細
抄録

This letter presents an integer-N quadrature oversampling phase-locked loop (QOPLL) operating at 5.76-6.48 GHz with low RMS jitter. The QOPLL features a calibration-free gain-boosting quadrature oversampling mechanism. The proposed gain-boosting quadrature oversampling mechanism addresses the incompatibility issues in conventional oversampling mechanisms and gain-boosting techniques. It enhances in-band phase noise performance while eliminating the need for phase detector gain calibration. An isolated reference sampling phase detector (IRSPD) has been developed to ensure quadrature phase accuracy and improve phase detector gain. The QOPLL is fabricated in a 40-nm CMOS process. Measurement results demonstrate an RMS jitter of 103 fs, integrated from 10 kHz to 100 MHz. The reference spur is -71.26 dBc. The power consumption is 15 mW.

著者関連情報
© 2025 by The Institute of Electronics, Information and Communication Engineers
前の記事 次の記事
feedback
Top