IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
Design methodologies for compact logic circuits based on collision-based computing
Kazuhito YamadaIkuko N. MotoikeTetsuya AsaiYoshihito Amemiya
著者情報
ジャーナル フリー

2006 年 3 巻 13 号 p. 292-298

詳細
抄録

A method of designing compact multiple-input combinational logic circuits is proposed. We show that i) fundamental logic gates can be constructed by a small number of collision-based fusion gates, ii) multiple-input logic gates are constructed in a systematic manner, iii) the number of transistors in specific logic gates constructed by the proposed method is significantly smaller than that of conventional logic gates.

著者関連情報
© 2006 by The Institute of Electronics, Information and Communication Engineers
前の記事 次の記事
feedback
Top