IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
Design and FPGA implementation of digital pulse compression for chirp radar based on CORDIC
Zhisheng YanBiyang WenCaijun WangChong Zhang
著者情報
キーワード: pulse compression, chirp, linear FM, CORDIC
ジャーナル フリー

2009 年 6 巻 11 号 p. 780-786

詳細
抄録
The paper presents a full digitized approach for the pulse compression implementation in chirp radars. The emphasis is to cancel the quadratic phase term of the echo using a coordinate rotation digital computer (CORDIC). This approach has been implemented on a field programmable gates array (FPGA) and the compressed output peak is 100dB larger than the noise.
著者関連情報
© 2009 by The Institute of Electronics, Information and Communication Engineers
前の記事 次の記事
feedback
Top