IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
Chain-Mapping for mesh based Network-on-Chip architecture
Misagh TavanpourAhmad KhademzadehMajid Janidarmian
著者情報
ジャーナル フリー

2009 年 6 巻 22 号 p. 1535-1541

詳細
抄録

Mapping of IP cores on a given platform is one of the three aspects of Network-on-Chip design. Mapping priority of IP cores is mostly based on a single communication in previously proposed algorithms. In this paper we present Chain-Mapping (CHMAP), as an algorithm for mapping cores onto a mesh-based Network-on-Chip architecture. The main aim of the algorithm is to produce chains of connected cores in order to introduce a new method to prioritize IP core which helps us to have more efficient mapping. Proposed algorithm and previous researches were compared on two real applications, i.e. Video object plan decoder (VOPD) and MPEG-4 and results were reported.

著者関連情報
© 2009 by The Institute of Electronics, Information and Communication Engineers
次の記事
feedback
Top