IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
Fast implementation of H.264 4x4 intra prediction
Jianjun LiEsam Abdel-Raheem
著者情報
ジャーナル フリー

2010 年 7 巻 5 号 p. 332-338

詳細
抄録
This letter proposes a fast parallel architecture and redundancy reduction algorithm for H.264/AVC intra4x4 prediction to speed up intra frame coding. A significant reduction in execution time is achieved without losing video quality. Only 204 cycles are required to process a macroblock (MB). Compared with the dedicated intra prediction [1], processing speed is enhanced by 79%.
著者関連情報
© 2010 by The Institute of Electronics, Information and Communication Engineers
前の記事 次の記事
feedback
Top