IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
Fast-lock all-digital DLL and digitally-controlled phase shifter for DDR controller applications
Duo ShengChing-Che ChungChen-Yi Lee
Author information
JOURNALS FREE ACCESS

2010 Volume 7 Issue 9 Pages 634-639

Details
Abstract

A fast-lock and portable all-digital delay-locked loop (ADDLL) with 90° phase shift and tunable digitally-controlled phase shifter (DCPS) for DDR controller applications are presented. The ADDLL can achieve small phase-shift error in 1.3° at 400MHz and locking time of less than 13 clock cycles, making it very suitable for low-power DDR controller with power-down mode. The proposed DCPS provides the suitable phase shift of control signals for DDR interface where precise control is the key to reliable high-performance operation. Besides, the cell-based implementation makes it easy to target a variety of technologies as a soft silicon intellectual property (IP).

Information related to the author
© 2010 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top