IEICE Electronics Express
Online ISSN : 1349-2543
On the efficient computation of single-bit input word length pipelined FFTs
Saima AtharOscar GustafssonFahad QureshiIzzet Kale
Author information

2011 Volume 8 Issue 17 Pages 1437-1443


This letter describes an efficient architecture for the computation of fast Fourier transform (FFT) algorithms with single-bit input. The proposed architecture is aimed for the first stages of pipelined FFT architectures, processing one sample per clock cycle, hence making it suiable for real-time FFT computation. Since natural input order pipeline FFTs use large memories in the early stages, it is important to keep the word length shorter in the beginning of the pipeline. By replacing the initial butterflies and rotators of an architecture with that of the proposed block, the memory requirements can be significantly reduced. Comparisons with the commonly used single delay feedback (SDF) architecture show that more than 50% of the required memory can be saved in some cases.

Information related to the author
© 2011 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article