IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
A low-power/high-resolution dual-mode analog-to-digital converter for wireless sensor applications
Jae Joon KimChang-Hyuk ChoKwan-Yeob ChaeSangjin Byun
Author information
JOURNALS FREE ACCESS

2011 Volume 8 Issue 20 Pages 1730-1735

Details
Abstract

A successive approximation register (SAR) analog-to-digital converter (ADC) with an integrating resolution booster (IRB) is proposed and experimentally verified to provide the capability of dual-mode operation, that is, low-power and high-resolution modes. This dual-mode architecture corresponds to a kind of hybrid ADC architecture, combining a low-power SAR ADC and a high-resolution integrating-type ADC together. A prototype ADC design is fabricated in a 0.18µm CMOS process, and its dual-mode operation is experimentally verified. The total power consumption in the low-power mode was only 8µW with the resolution of 6bits, and the high-resolution mode achieved an additional resolution of 4bits by activating the IRB, consuming the instant power of 380µW.

Information related to the author
© 2011 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top