IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
Development and evaluation of a microstep DFA vulnerability estimation method
Masahiro Kaminaga, Arimitsu Shikoda, Hideki Yoshikawa
著者情報
キーワード: DFA, fault analysis, round reduction
ジャーナル フリー

2011 年 8 巻 22 号 p. 1899-1904

詳細
抄録
Recently, various studies of attack methods of round reduction differential fault analysis (DFA) using fault injection in block cipher-implemented microcontrollers have been reported. However, few studies have focused on the quantitative evaluation method of round reduction DFA vulnerability using detailed fault injection timing dependency of attack success rate. This is required to improve microcontroller security. Hence, we propose a quantitative evaluation method against round reduction DFA using a micro step DFA vulnerability chart and a vulnerability estimator (VE) that consists of pairs of fault injection timing and attack success rate.
著者関連情報
© 2011 by The Institute of Electronics, Information and Communication Engineers
前の記事 次の記事
feedback
Top