IEICE Electronics Express
Online ISSN : 1349-2543
Efficient verification of IP watermarks in FPGA designs through lookup table content extracting
Jiliang ZhangYaping LinWenjie CheQiang WuYongqiang LuKang Zhao
Author information
JOURNALS FREE ACCESS

2012 Volume 9 Issue 22 Pages 1735-1741

Details
Abstract

Digital watermarking is an innovative technique for intellectual property protection (IPP) of Field Programmable Gate Array (FPGA) designs. However, many of these techniques usually need manually extract marks from binary bit-files by the FPGA tool or exhaustive search to find out marks in the design, which results in inefficiency of the watermark verification. This paper presents a method to fast verify the authorship through extracting the content of the watermarked lookup tables from a binary bit-file. We demonstrate the proposed method on several Xilinx Virtex-II devices, and experimental results on the watermarked designs from the IWLS 2005 benchmarks show that the verification of authorship has high efficiency.

Information related to the author
© 2012 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top