IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
Efficient verification of IP watermarks in FPGA designs through lookup table content extracting
Jiliang ZhangYaping LinWenjie CheQiang WuYongqiang LuKang Zhao
著者情報
ジャーナル フリー

2012 年 9 巻 22 号 p. 1735-1741

詳細
抄録
Digital watermarking is an innovative technique for intellectual property protection (IPP) of Field Programmable Gate Array (FPGA) designs. However, many of these techniques usually need manually extract marks from binary bit-files by the FPGA tool or exhaustive search to find out marks in the design, which results in inefficiency of the watermark verification. This paper presents a method to fast verify the authorship through extracting the content of the watermarked lookup tables from a binary bit-file. We demonstrate the proposed method on several Xilinx Virtex-II devices, and experimental results on the watermarked designs from the IWLS 2005 benchmarks show that the verification of authorship has high efficiency.
著者関連情報
© 2012 by The Institute of Electronics, Information and Communication Engineers
前の記事 次の記事
feedback
Top