IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543

この記事には本公開記事があります。本公開記事を参照してください。
引用する場合も本公開記事を引用してください。

A broadband 5-bit CMOS step attenuator in small area with low insertion loss
Yanlong ZhangYiqi ZhuangZhenrong Li Xing QuanXiaojiao Ren
著者情報
ジャーナル フリー 早期公開

論文ID: 11.20140216

この記事には本公開記事があります。
詳細
抄録
A broadband 5-bit CMOS step attenuator in small area with low insertion loss is presented in this paper, which is implemented with three independent attenuation modules and two compact T-type attenuation networks. Two of the independent modules are switched π-typed, and the other is bridged-T type. The compact T-type attenuation networks share the series branches with the adjacent modules to decrease the chip area and insertion loss. The proposed attenuator has a maximum attenuation range of 0–31dB with 1dB-increase at the operational frequency range of 5–20GHz and consumes a layout area cost of 0.44 mm2. The insertion loss is less than 8.7 dB. The RMS insertion amplitude and phase error are less than 0.45 and 5.7°, respectively.
著者関連情報
© 2014 by The Institute of Electronics, Information and Communication Engineers
feedback
Top