IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543

この記事には本公開記事があります。本公開記事を参照してください。
引用する場合も本公開記事を引用してください。

Hardware efficient architecture for compressed imaging
Jun LuoQijun HuangSheng ChangHao Wang
著者情報
ジャーナル フリー 早期公開

論文ID: 11.20140562

この記事には本公開記事があります。
詳細
抄録
Compressed sensing has gained a wide application in image acquiring and reconstructing. Separable linear reconstruction has been shown to be effective in compressed imaging. This paper presents efficient hardware architecture based on adaptive sampling and separable reconstructing. By exploiting parallel properties in the architecture and timing scheme, high performance hardware has been proposed for both encoding and decoding sides. High performance Cholesky based matrix inversion has been implemented to solve the least square problem. Besides, high precision arithmetic element functions (reciprocal and square root reciprocal) have been presented by using of table interpolation and single iterated Newton-Raphson method. Experiment results show that the proposed hardware architecture can efficiently reduce the process time in encoding and decoding of a 512×512 image. The speedup is about 58× compared with the software-based approach (using LAPACK), and it is at least 1.92× faster than the state-of-the-art implementation.
著者関連情報
© 2014 by The Institute of Electronics, Information and Communication Engineers
feedback
Top