Mitigating the SERs of Large Combinational Circuits by Using Half Guard Band Technique in CMOS Bulk Technology

Abstract

A novel technique is proposed to mitigate the SERs of combinational circuits by using the half guard band. During the layout placement, by sharing the guard band between physically adjacent cells, the soft error rates (SERs) can be effectively with less performance penalty. Three-dimensional technology computer-aided design (TCAD) numerical simulation and circuit-level simulation are adopted to demonstrate the hardening performance.