IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543

This article has now been updated. Please use the final version.

Low complexity semi–systolic multiplication architecture over GF(2m)
Se-Hyu ChoiKeon-Jik Lee
Author information
JOURNAL FREE ACCESS Advance online publication

Article ID: 11.20140713

Details
Abstract
This paper presents a semi-systolic Montgomery multiplier based on the redundant basis representation of the finite field elements. The proposed multiplier has less hardware and time complexities compared to related multipliers. We also propose a serial systolic Montgomery multiplier that can be applied well in space-limited hardware. Furthermore, a simple inversion based on the proposed scheme is presented.
Content from these authors
© 2014 by The Institute of Electronics, Information and Communication Engineers
feedback
Top