IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543

This article has now been updated. Please use the final version.

Design of Switching-Mode CMOS Frequency Multipliers in Sub-Terahertz Regime
Jung-Dong Park
Author information
JOURNAL FREE ACCESS Advance online publication

Article ID: 11.20140806

Details
Abstract

Switching mode CMOS frequency multipliers are studied in sub-Terahertz regime. Analysis on the multiplier architectures and optimal gate bias at CMOS switch are investigated to maximize output power at designated harmonics. Utilizing a differential pair, a 195GHz tripler having a hair-pin filter is designed to maximize 3rd harmonics with -14.8dB of conversion gain (CG) from Pin=+13dBm of the balanced input, while the 260GHz quadrupler utilizes quadruple-push pairs which achieves CG=-16dB from two +13dBm of the balanced I/Q driving signals in a 65nm digital CMOS process.

Content from these authors
© 2014 by The Institute of Electronics, Information and Communication Engineers
feedback
Top