A reliable single-event upset (SEU) hardened latch is proposed to enhance the multiple nodes upset tolerance. By using the on-state transistor, half of the sensitive transistor pairs can be reduced compared to the typical DICE latch. Technology computer-aided design (TCAD) simulation is used to verify the hardening performance of our proposed latch.
