IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543

This article has now been updated. Please use the final version.

Variable resolution SAR ADC architecture with 99.6% reduction in switching energy over conventional scheme
Jiaojiao YaoZhangming ZhuYutao WangYintang Yang
Author information
JOURNAL FREE ACCESS Advance online publication

Article ID: 12.20150099

Details
Abstract

A novel energy-efficient switching method for variable resolution successive approximation register (SAR) analogue-to-digital converters (ADCs) is presented. The proposed switching scheme achieves switching energy inspired by the early reset merged capacitor switching algorithm (EMCS) and monotonic capacitor switching procedure. Besides, the dummy capacitors are used to further reduce power consumption and area. When sized for the same static linearity as the conventional SAR ADC, the proposed method enhances the efficiency of switching energy by 99.6% and reduces the total area by 93.75%. Furthermore, the proposed scheme can achieve a variable resolution for SAR ADCs.

Content from these authors
© 2015 by The Institute of Electronics, Information and Communication Engineers
feedback
Top